Abstract-Double-gate fully depleted (DGFD) SOI circuits are regarded as the next generation VLSI circuits. This paper investigates the impact of scaling on the demand and challenges of DGFD SOI circuit design for low power and high performance. We study how the added back-gate capacitance affects circuit power and performance; how to tradeoff the enhanced short-channel effect immunity with the added back-channel leakage; and how the coupling between the front-and back-gates affects circuit reliability. Our analyses over different technology generations using MEDICI device simulator show that DGFD SOI circuits have significant advantages in driving high output load. DGFD SOI circuits also show excellent ability in controlling leakage current. However, for low output load, no gain is obtained for DGFD SOI circuits. Also, it is necessary to optimize the back-gate oxide thickness for best leakage control. Moreover, threshold variation may cause reliability problem for thin back-gate oxide DGFD SOI circuits operated at low supply voltage.
I. INTRODUCTION
T HE CONCEPT of device scaling has been consistently endorsed over the past few decades in meeting performance and power consumption requirements in VLSI circuits [1] . However, conventional device structures such as bulk MOS transistors are approaching fundamental physical limits [2] , [3] . As device dimensions shrink to submicron and below, the limits of conventional MOS structures are becoming more pronounced due to strong short-channel effects and quantum effect, causing the increase in performance to be limited. It is therefore, necessary to look for new device structures to sustain the growth of the VLSI industry in the nanoscale generations. Double-gate fully depleted (DGFD) silicon-on-insulator (SOI) transistors can be a good technology choice for nanoscale circuits [1] , [4] .
SOI technology has demonstrated many advantages over bulk silicon technology, such as low parasitic junction capacitance, high soft error immunity, elimination of CMOS latch-up, no threshold voltage degradation due to body effect, and simple device isolation process [5] . Recently, DGFD SOI structure has attracted particular attention due to its inherent robustness to short-channel effects and improved current drive capability [6] - [9] . The advantages of DGFD SOI transistors come at the expense of an additional gate (back-gate), leading to high gate capacitance, dual leakage channels, and tricky front-and Manuscript received August 7, 2001 ; revised January 23, 2002. This work was supported in part by DARPA (N66001-97-1-8903), SRC (98-HJ-638), IBM, and Intel Corporation. The review of this paper was arranged by Editor K. Shenai.
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back-gate coupling, which complicates circuit design. In this paper, we attempt to address the design issues of DGFD SOI circuits. The demand and challenges of DGFD SOI circuits for the low-power high-performance in the nanoscale region are investigated. We study how the increased gate capacitance and improved drive capability affect overall circuit performance and power dissipation, and how to trade off the added back-gate leakage with the superb short-channel effect immunity. The implications of coupling between front-and back-gates to the noise immunity and circuit reliability are also examined. The study is based on International Technology Roadmap for Semiconductors (ITRS) [1] . ITRS provides a 15-year outlook on the major trends in the semiconductor industry and is a good reference document for research of the outer years. All device and circuit simulations are run on MEDICI, a powerful device simulation tool [10] . By solving Poisson's equation and the electron and hole current continuity equations, MEDICI models two-dimensional (2-D) distribution of potential and carrier concentration in a device to predict its electrical characteristics for any bias condition. To simplify our study, we assume that source/drain are neither overlapped nor underlapped by the gate, and assume perfect gate materials with no gate propagation delay (ignore gate resistance). Gate isolation is uniformly taken as equivalent SiO and we do not consider alternate dielectric. The model used in simulation excludes those factors that are not critical to circuit analysis without compromising the accuracy. For example, the effect of channel doping, channel electric field, and the back-and front-gates surface scattering are considered for carrier mobility, while gate tunneling, impact ionization, etc., are ignored.
It is worth mentioning that SOI circuits are considered to have significant improvement over conventional circuits in terms of performance and power dissipation [4] , [5] . Therefore, this paper focuses mainly on DGFD SOI circuits, compares only DGFD SOI circuits with different back-gate oxide thicknesses without any comparison to bulk CMOS. Fig. 1(a) shows the cross section of a fully depleted SOI transistor, where , , and represent front-gate oxide, silicon film, and back-gate oxide thickness, respectively.
II. DGFD SOI DEVICES

A. DGFD SOI Device Structures
is usually taken as the minimum oxide thickness for high performance. is usually larger than . When the silicon film is thicker than the maximum gate depletion width, SOI exhibits a floating body effect and is regarded as a partially depleted SOI MOSFET. If the silicon film is thin enough such that the entire film is depleted before the threshold condition is reached, the SOI device is referred as a fully depleted SOI MOSFET [12] . Fully depleted SOI is of interest in this paper.
There are several connections of front-and back-gates in circuit applications [13] . If the back-gate is left open or connected to supply voltage ( for PMOS and ground for NMOS), the device is then called single-gate transistor. Single-gate transistor usually has very thick back-gate oxide so that the channel can be effectively isolated from the substrate. A more promising application of fully depleted SOI transistors is to take advantage of the coupling between front-and back-gates. The back-gate oxide is made relatively thin and two gates are tied together [ Fig. 1(b) ]. We refer to such a transistor as double-gate transistor. However, even with the front-and back-gates tied together, when the back-gate oxide is very thick, the two gates are physically decoupled, and the circuits act as single-gate circuits. This paper analyzes how the back-gate coupling affects circuit performance and power dissipation. By increasing the back-gate oxide thickness, the circuit changes from symmetric doublegate, to asymmetric double-gate, and finally to a single-gate circuit.
The obvious advantages of DGFD SOI devices are their high drive capability since we may obtain dual conduction channels: front-and back-gate channels. And since the body potential is controlled by both front-and back-gates, the shortchannel effects are improved. Moreover, the front-and backgates can be used to mutually control threshold voltages. Hence, the threshold voltage of the transistor can be altered dynamically to suit the operating states of the circuit. A high threshold voltage in the standby mode gives low leakage current, while a low threshold voltage allows higher drive current in the active mode of the operation. Compared to the dynamic threshold bulk CMOS (DTMOS: tying the body and the gate [14] ), there is no supply voltage limitation for DGFD SOI CMOS.
B. DGFD SOI Device Characterization
DGFD SOI device characteristics are studied in the view of scaling. By increasing the back-gate oxide thickness, we study how the front-and back-gate coupling affects on-and off-currents. International Technology Roadmap for Semiconductors (ITRS) [1] is used as the guideline. Table I lists the parameters of high performance MPUs for the upcoming five technology generations. The silicon film thickness, , is taken as to guarantee the full depletion of the body. Our study focuses on high performance applications of DGFD SOI devices and therefore the threshold voltages are set as . By uniformly setting and , we enable the comparability among the technology generations. For simplification, we assume abrupt source/drain junctions. Fig. 2 plots the on-current of N-channel DGFD SOI transistors versus the back-gate oxide thickness for five technology generations. In this figure, and in all the following figures, the left ends of these curves represent the symmetric DGFD SOI transistors (
) and the right ends represent SGFD SOI transistors ( ), while in-between are the asymmetrical DGFD SOI ( ). Back-gate oxide thickness is taken as a multiple factor of front-gate oxide thickness for two reasons. First, it reflects the scaling of physical dimensions over technology generations, and second, it guarantees the comparability across the technology generations.
From Fig. 2 , we observe that on-current decreases from one technology generation to another. This is due to the decrease of power supply voltage over technology generations to accommodate the aggressive down scaling of physical dimensions. Fig. 2 also shows that on-current increases significantly with thinner back-gate oxide. Symmetric DGFD transistors have on-current that are nearly double that of SGFD transistors. However, under the condition of same threshold voltage, the actual on-current of symmetrical DGFD SOI transistor is slightly less. Two facts explain this phenomenon. First, DIBL (drain-induced barrier lowering) adds more current to SGFD SOI transistor than to DGFD SOI transistor. Second, a fully depleted structure usually has relatively high source/drain resistances ( Fig. 3 ) because of the thin contacts between body and source/drain. Thus, the voltage drops for DGFD SOI transistors are larger than SGFD transistors due to the fact that DGFD SOI has higher source/drain current.
Continued scaling of channel length decreases the channel resistance and increases the impact of parasitic source/drain resistance on saturation current. The significant part of source/drain resistance lies on contact resistance since it is not scalable. Based on the transmission-line model, the contact resistance can be expressed as [12] ( 1) where is the width of the contact window, is the transistor width, is the sheet resistivity of the source-drain diffusion, and is the interfacial contact resistivity of the ohmic contact between the metal and the silicon.
includes the resistance of the current crowding region in silicon underneath the contact. Equation (1) has two limiting cases: short contact and long contact. In the short contact limit , we have (2) Equation (2) indicates that under short contact condition (which is the case for deep submicron devices), the contact resistance is dominated by the interfacial contact resistance and is determined by the contact window width. With the continued scaling of feature dimensions, reduces and increases. The channel resistance, however, decreases with the scaling of channel length. Therefore, for deep sub-micron devices, without careful contact engineering, contact resistance can become dominant and the device current can be limited by source/drain resistance instead of being controlled by gate, and the transistors may cease to function. Thus, in order to capture the fundamental properties of double-gate fully depleted devices, in this study, we assume a perfect contact with zero resistance.
There is an exception in Fig. 2 . The 35 nm node has higher on-current than any other technology generations. ITRS suggests that should be maintained at 0.6 V for 35 nm node even though the physical dimensions are scaled aggressively and hence, the anomaly. Maintaining high supply voltage poses serious problem to the off-current control and device reliability. The off-current versus back-gate oxide thickness for five technology generations are plotted in Fig. 4 .
is measured with and . It can be seen that down to 100 nm node, leakage is well within tolerable limit ( 10 Amp/ m as required by ITRS). But beyond 70 nm node, leakage current is of concern.
A surprising observation from Fig. 4 is that the lowest off-current does not occur when the back-gate oxide is thinnest. Rather, there is an optimal thickness that results in lowest off-current. The off-current of a DGFD SOI transistor is the combined leakages induced by both front-and back-gates. Recall that subthreshold slope is a function of depletion capacitance and gate capacitance and can be represented as
The symmetrical structure of front-and back-gate implies that only half the depletion region is controlled by each gate and the seen by each gate is doubled. Although the thinner back-gate oxide offers better body potential control, the leakage current is actually higher. Hence, there is a tradeoff between improving the short-channel effect immunity and reducing high leakage induced by back-gate. A better measurement of device characteristics is the on-off current ratio. Fig. 5 plots the on-off current ratio versus back-gate oxide thickness. On-off current ratios decrease significantly beyond 70 nm node. In fact, they are so low for 50 nm and 35 nm nodes that leakage power may play significant role in overall power dissipation. From Fig. 5 we again observe that there are optimal back-gate oxide thicknesses for highest on-off current ratios. At the left side of the optimal point, on-off current ratios decrease due to the increase of the depletion capacitance seen by both gates. At the right side, the ratios decrease because of the decrease in drive capability and the increase of short-channel effects.
From Fig. 5 , we observe that, although symmetrical DGFD SOI has better short-channel effect immunity, it does not necessarily have better subthreshold slope. Both short-channel effects and subthreshold slope are functions of gate-oxide thickness and depletion width (for fully depleted structure ). For a certain technology, there is a limit on how thin the gate oxide thickness can be used due to the concern of device reliability and gate leakage. Thick gate oxide and large depletion width reduce the gate's control over the channel, resulting in poor short-channel effect. However, small depletion width leads to poor subthreshold slope due to the relatively large depletion capacitance. Therefore, there is a certain design space for a good device (Fig. 6) , and it is important to simultaneously optimize back-gate oxide thickness and body silicon thickness. By fully depleting the body, DGFD SOI devices provide process engineers an added flexibility (by geometrically controlling the depletion width) to optimize the devices.
III. DGFD SOI CIRCUIT DESIGN
With the understanding of device characteristics, we now proceed to study the design issues of DGFD SOI circuits. The inverter shown in Fig. 7 is used as the vehicle for DGFD SOI circuit study. and are two identical inverters with and . The transistor structures are the same, as shown in Section II. That is, their parameters are taken from ITRS, , and . is the interconnect capacitance. Such a configuration reflects the typical circuit composition and is sophisticated enough to capture the fundamental properties of the real circuits [12] , yet compact enough to run on the device simulation tool such as MEDICI.
We take the pulse waveform as the input. The rise and fall times are set as , where is the clock period. The delay, , is the time period from the 50% point of the input to the 50% point of the output of . The total average power dissipation of a CMOS inverter is measured as (4) In CMOS digital circuits, power dissipation consists of dynamic and static components.
is the sum of dynamic and standby leakage current. . The switching activity is set to be 1. Based on our measurements, the power dissipation under this condition is dominated by the load capacitance. Leakage power is insignificant. Fig. 8 shows that thinner back-gate oxide circuits consistently have higher power dissipation due to higher inverter ( ) gate load. This is the price DGFD SOI circuits pay for high performance. Unfortunately, thinner back-gate oxide does not always result in better performance. Fig. 9 plots the delay of the inverter with respect to different interconnect capacitances for the 50 nm node. With zero interconnect load, that is, when the output load of is dominated by the gate capacitance of , thinner back-gate oxide circuit has higher delay despite its higher drive capability (refer to Fig. 10 for enlarged delay plot) under the condition that they are with the same threshold voltage. Under such condition, symmetrical DGFD SOI transistor does not have double the on-current of SGFD SOI transistor. Yet, the gate capacitance of DGFD SOI transistor is doubled. Fig. 10 implies that the increase in drive current due to the coupling of the back-gate is not sufficient to compensate the increase in gate capacitance.
A. Dynamic Power Dissipation and Circuit Performance
However, when is increased to , or , significant performance gain is obtained. The higher the interconnect load, the more gain is obtained by thinner back-gate oxide DGFD SOI circuits.
A quality measure of a logic gate, which combines both power and performance, is the power-delay product ( ). Fig. 11 plots the power-delay product of the inverter with respect to different interconnect loads for the 50 nm node. Again, we observe that thicker back-gate oxide SOI circuits have lower PDP than thinner ones when the interconnect load is neglected. However, when , significant PDP reduction is obtained with thinner back-gate oxide. From Fig. 11 , we see an interesting transition in PDP curves. The left end of the curve bends upward when , but bends downward when , while remains almost flat in-between ( ). At , the delay gained by DGFD SOI circuits is offset by the increase in power dissipation so we do not see significant difference for different back-gate oxide thicknesses. However, at , significant performance improvement due to DGFD SOI circuits overrides higher power dissipation. Therefore, better is obtained for thinner back-gate oxide DGFD SOI inverter. We conclude that DGFD SOI circuits are suitable for high output or interconnect loads. It should be noted that although the above discussion is based on 50-nm technology node, our simulations were performed over all five generations and similar observations were obtained.
B. Static Power Dissipation and Circuit Performance
In the previous section, we assumed that , i.e., circuit switches at every clock cycle. In reality, however, the switching activities of most circuit blocks are relatively low [16] . Low switching activity lowers the dynamic power dissipation and increases the fraction of static power in overall power consumption. By varying the switching activity, this section studies the static power dissipation of DGFD SOI circuits.
Let us first look how significant the static power dissipation can be. Fig. 12 plots the fractions of dynamic and static power at with for the inverter circuits with . The fraction of static power increases steadily from 130 nm node down to 35-nm node. In fact, the fraction of static power dissipation at 50-nm and 35-nm nodes is so significant that it is comparable to dynamic power and cannot be ignored. Fig. 13 plots the power dissipation of inverter circuit for and for five technology generations. Down to 70-nm node, the power dissipation is dominated by the dynamic component and the curves display the same shape which we saw in the previous section (Fig. 8) . That is, thicker back-gate oxide results with lower power dissipation. However, beyond 70 nm, the strong short-channel effect induces high leakage and strongly modifies the power dissipation curves. There exists an optimal back-gate oxide thickness that results in lowest static power dissipation, and hence, lowest overall power dissipation. Thicker back-gate oxide circuits are not necessarily associated with smaller power consumption beyond 70-nm technology generation. Hence, optimization of back-gate oxide thickness for low power is required.
To illustrate the effect of leakage power in overall power dissipation, we take 50 nm technology node as an example, and plot the delay, power, and power-delay product with respect to ). We consider only the case of because we have already observed the advantages of DGFD SOI circuits for high interconnect load. It is our intention is this section to study the static power dissipation of circuits with small interconnect load.
It is not surprising to see the delay curves for different switching activities are similar, since altering the switching activity does not affect the circuit performance. However, when the switching activity is reduced, overall power dissipation is reduced as well due to the decrease in dynamic power consumption. Decrease in dynamic power consumption, in turn, increases the fraction of static power in overall power dissipation. Unlike the conclusions we have drawn in the previous section, when the static power becomes significant (such as for 50-nm and 35-nm nodes), thicker back-gate oxide SOI circuits do not necessarily show better power-delay product. Hence, optimization of the back-gate oxide thickness is necessary to achieve best performance and best power dissipation. 
C. Short-Circuit Power Dissipation
In the previous sections, we studied circuit performance, dynamic power, and static power. However, we did not consider short-circuit power dissipation. While short-circuit power is often a secondary concern, the increase of circuit speed and decrease of dynamic power have made the short-circuit power consumption more important [15] . In this section, we study the short-circuit power dissipation of DGFD SOI CMOS inverters, analyze the factors that affect short-circuit power, and investigate how the added back-gate impacts the short-circuit power dissipation. Fig. 17 plots a DGFD SOI CMOS inverter with capacitive load . The short-circuit power is dissipated during the transition from either high-to-low or low-to-high when both P-and N-transistors are on for a short period of time. Our study focuses on low-to-high transition. Similar analysis can be easily extended to the high-to-low case. It should be noted that is included in Fig. 17 only for illustration purpose. It is not an independent component but a parasitic effect of the transistors and is naturally included in the MEDICI simulation when the transistors are specified. It is worth mentioning, however, that , as well as the driver resistance, strongly affects the output signal and power dissipation. Fig. 18 plots the rising input ramp (slope) voltage. Like bulk CMOS inverter, the short-circuit current flows when is within and , where and are N-and P-MOS threshold voltage, respectively. The short-circuit power at this region can be represented as (5) where is the clock period, is the switching activity, and is the leakage current. During low-to-high transition, equals the PMOSFET current. However, and are reduced due to the coupling of front-and back-gate and are not equal to the zero bias threshold voltages [5] . Therefore, short-circuit current of DGFD SOI inverter lasts longer and more power is expected to dissipate than bulk CMOS or SGFD SOI with same zero bias threshold voltage. Another unique feature that affects DGFD SOI short-circuit power is the gate capacitance; particularly, the equivalent gate-to-drain capacitance . varies with the change of the operation state during the transition. It can be large due to the miller effect and can cause significant impact on output waveform and short-circuit current. Fig. 19 shows the overshoot of the output due to the coupling of . As a result, the real short-circuit current starts right at the beginning of the transition and can be negative. Thus, the short-circuit current includes two parts: negative part due to gate capacitance coupling, and positive part due to simultaneous turning on of N-and P-MOS transistors. Overall power dissipation, therefore, is smaller than that obtained by neglecting the existence of . Fig. 20 indicates that the gate capacitance coupling not only adds a negative part to overall short-circuit power, but also decreases the positive part. It delays the start of the simultaneous turning on of N-and P-MOS transistors and reduces the peak current [17] , [18] .
Based on the projection of ITRS [1] , we perform our simulations with MEDICI for the 50 nm technology node. Fig. 21 plots the short-circuit currents for three different back-gate oxide thicknesses with : symmetrical ( ), asymmetrical ( ), and SG ( ) FD SOI. Symmetrical circuit shows significantly larger gate coupling effect and larger short-circuit current due to its larger added back-gate capacitance and back-gate conducting channel. The strong conducting capability quickly discharges the overshoot of the output and brings the short-circuit current to positive. So we do not observe significant gate capacitance coupling effect on the positive side. However, the effect of coupling on positive current can be seen clearly by comparing the asymmetrical DGFD SOI with SGFD SOI. Although asymmetrical DGFD transistors has better drive capability than SGFD transistors, it is not strong enough to quickly discharge the overshoot and transfer to positive short-circuit current. SGFD circuit actually goes to positive side earlier than the asymmetrical structure and hence may dissipate more short-circuit power.
The analysis is confirmed by Figs. 22 and 23 , where the short-circuit power dissipation versus back-gate oxide thickness for different loads (slope 50 ps) and different input slopes (load 4 fF) are plotted. Under fast transition (slope 1 ps), short-circuit power dissipation is dominated by the gate capacitance coupling. The curve clearly shows that DGFD SOI has stronger coupling than SGFD SOI. From the two figures, we also observe that, when the back-gate oxide is relatively thinner and the channel conducting capability is relatively stronger, short-circuit power dissipation is much higher than that of thicker back-gate oxide structures. The gate capacitance coupling, though stronger, is not sufficient to combat the stronger conducting channel. However, with larger back-gate oxide thickness, the gate capacitance coupling starts to show its impact on the power dissipation. We observe that the short-circuit power dissipation increases even with decreased channel conducting capability. The plots demonstrate that there is an optimum back-gate oxide thickness that results in smallest short-circuit power dissipation. 
IV. THRESHOLD VOLTAGE VARIATION
With the continuous scaling of the technology, the circuit reliability due to threshold variation is expected to become more serious [1] . In this section we study the effect of the transistor threshold variation on DGFD SOI circuits. The threshold voltage of DGFD SOI transistor is a function of front-and back-gate biases and gate surface states (depletion or inversion). For simplicity, we take a symmetric N-channel DGFD SOI transistor as an example. Similar evaluation can be extended to other DGFD SOI transistors.
For thin-film fully depleted SOI device, the back-gate effect on front-gate threshold voltage, , can be obtained by [5] (6) and the threshold voltage can be expressed as
where is the front-gate threshold voltage at zero gate bias ;
.
Here, is the back-gate threshold voltage. Equation (8) states that the front-gate threshold voltage dependence on back-gate bias is limited to . After back-gate inversion ( ), the back-gate surface potential is pinned at ( is the difference between the Fermi potential and the intrinsic potential), and the increase of no longer affects . The front-gate effect on back-gate threshold voltage, , can be obtained by the similar equation (9) and the back-gate threshold voltage dependence on front-gate bias can be obtained by expressions similar to Equations (7) and (8) .
For a symmetric N-channel transistor, assume that both front and back-gate threshold voltages at zero bias are ( ), and , then the threshold voltage at saturation can be expressed as [refer to (7) and (8)] (10) Thus, , and the saturation current, using -power law model [19] is given by (11) Now assume that there is a threshold voltage variation, induced by noise or process variation, so that . The new threshold voltage at saturation is given by , and the new saturation current is (12) The percentage change in saturation current, , due to variation, can be estimated as follows: (13) If is positive, then a reduction in saturation current is expected. One fact can be readily deduced from (13) : lower supply voltage results in higher saturation current variation. That is a disadvantage that may limit the performance of DGFD SOI circuits for low-power operation. It should be pointed out that process variation or noise is relatively constant and can not be scaled down when the device dimensions or supply voltage are aggressively reduced. The impacts of variation on circuit performance and reliability of DGFD SOI circuit are expected to become severe for 70-nm technology and beyond when supply voltages are low.
If we only consider the front-gate conducting channel, we may conclude that higher saturation current variation would come from thinner back-gate oxide since thinner back-gate oxide transistor has larger [ increases with the decrease of , as indicated by (6)]. Recall that the current in a DGFD SOI transistor is induced by both front-and back-gates. , however, reduces when decreases (9) . Equations (6) and (9) show that the decrease of is more significant than the increase of when decreases. Therefore, for saturation current variation due to threshold voltage variation, back-gate channel may play more significant role and we may observe more saturation current variation for transistors with thinner back-gate oxide.
The previous analysis is confirmed by our MEDICI simulation. The simulation is done on N-channel DGFD SOI transistors.
is assumed to be the thermal voltage mV and the device structures are assumed to be the same as those described in Section II. Fig. 24 plots the saturation current degradation (in percentage) due to for different back-gate oxide thicknesses. It is clear from Fig. 24 that the variation becomes significant from less than 3% for 130 nm technology up to as much as 10% for 35-nm technology. Moreover, comparing the variation with different back-gate oxide thicknesses shows that thinner back-gate oxide DGFD transistors at 35 nm node have up to 3% more variation than thicker ones, while the difference at 130 nm node is negligible. Therefore, it is a challenge for future technology generations to design robust DGFD SOI circuits.
V. CONCLUSIONS
Based on the projection of ITRS, we investigate the impact of scaling on DGFD SOI circuits. We first revisit device characteristics from circuit perspective and find that it is necessary to simultaneously optimize back-gate oxide and body thickness to obtain a good device. We then study how the added back-gate, with different back-gate oxide thickness, impacts circuit performance, power dissipation, and reliability. In terms of performance, DGFD SOI shows advantages for circuits with high interconnect load. In terms of power dissipation, while DGFD SOI circuits suffer from high dynamic power dissipation due to the added back-gate capacitance, they have significant advantages in reducing static power consumption, which is important for deep submicron circuits. We also observe that variation of threshold voltage can be of concern for DGFD SOI circuits, particularly for future technology generations with low supply voltages.
